09/462716 430 Rec'd PCT/PTO 10 JAN 2000

PATENT 5310-02200

"EXPRESS MAIL" MAILING LABEL NUMBER <u>EL151887905US</u>

DATE OF DEPOSIT JANUARY 10, 2000

I HEREBY CERTIFY THAT THIS PAPER OR FEE IS BEING DEPOSITED WITH THE UNITED STATES POSTAL SERVICE "EXPRESS MAIL POST OFFICE TO ADDRESSEE" SERVICE UNDER 37 C.F.R. § 1.10 ON THE DATE INDICATED ABOVE AND IS ADDRESSED TO THE COMMISSIONER OF PATENTS AND TRADEMARKS, WASHINGTON, D.C. 20231

METHOD FOR MINIMIZING THE CORNER EFFECT BY DENSIFYING THE INSULATING LAYER

By:

Patrick Schiavone

Frédéric Gaillard

10

15

20

25

30

35

1/PRIJ

09/462716 430 Hec'd PCT/PTO 10 JAN 2000

1

The invention concerns integrated circuit fabrication technologies and in particular the production of MOS transistors.

In existing small dimensional technologies, shallow insulation (STI) (or BOX) techniques preferably used for lateral insulation of active areas and in particular lateral insulation of MOS transistors. techniques combine etching trenches disposed laterally relative to the future active areas and filling said trenches with an insulative material such as silicon oxide. The insulative layer is flattened depositing the gate when manufacturing MOS transistors. The trenches are generally filled by depositing the insulative material onto a previously formed layer of thermal oxide.

The successive oxidation and sacrificial deoxidation operations of the insulation method which precede the deposition of the gate tend to uncover so-called "corner" areas of the future active areas. The expression "corner area" therefore refers to the abrupt transition between an insulation area and an active area. Uncovering them is significantly accentuated if some of the insulative oxide is consumed during the operation of flattening the insulative layer filling the trenches.

The appearance of these "corner" areas encourages concentration of the field lines at the top corner of the formation active and thus the of a spurious area Three transistors are therefore formed, transistor. namely the main transistor in the centre and two spurious The latter have a lower threshold "corner" transistors. voltage than the main transistor and therefore begin to conduct before it. This phenomenon leads to an increase in the current consumed before effective operation of the 4.00

transistor.

One way to improve the electrical qualities of the lateral insulation and in particular the concentration of the field lines in the corner areas at the top corners of the active area is to maintain the oxide at the same level as the active area. The oxide deposited must therefore have a density close to that of the silica. Given the structure of silicon oxides (xerogel structure) used for filling shallow trenches, it is necessary to anneal them at a very high temperature (> 1 200°C) or to use some other technique with a very low thermal balance to densify them.

It is therefore necessary to determine a way to eliminate or at least significantly reduce this unwanted "corner" effect.

The inventors have now discovered that it is possible to reduce significantly the "corner" effect that has previously degraded the electrical properties of MOS transistors without inducing additional problems into the manufacture of such transistors.

The object of the invention is therefore a method of minimizing the "corner" effect in shallow trenches of silicon oxide for lateral insulation of active areas, whose essential feature is the densification of the layer of silicon oxide deposited in said lateral trenches.

These silicon oxides are densified in accordance with the invention by irradiating said insulative layer with short wavelength light. This technique maintains a low thermal balance of the operation.

The technique has the additional advantage that it can easily be used within an MOS transistor fabrication process.

According to a preferred aspect of the invention, the insulative oxide layer is irradiated with light at a wavelength less than or equal to 200 nm with a number of

25

30

35

5

10

15

20

10

15

20

25

30

35

photons per \mbox{cm}^2 greater than 10^{19} and an energy at least equal to 9 eV.

More particularly, the light used has a wavelength of approximately 100 nm.

The oxide layer deposited in the insulating trenches can be densified directly after depositing the insulative layer or after flattening it.

To prevent the "corner" area being uncovered during flattening of the insulative oxide deposited in the trenches, the densification is preferably performed directly after depositing the oxide into the shallow trenches.

Other advantages and features of the invention will become apparent on examining the following detailed description of embodiments of the invention, which is given by way of non-limiting example only, and the accompanying drawings, in which:

Figure 1 is a diagram showing an MOS transistor manifesting the "corner" effect, and

Figure 2 is a diagram showing a device in accordance with the invention before depositing the gate.

In figure 1, an active area 1 has received lateral insulation by a prior art method, after which a gate 5 has been deposited on said active area in order to form an MOS transistor.

The conventional process forms shallow trenches laterally relative to a predetermined area intended subsequently to form an active area 1 of the semiconductor device. A thin layer 2 of thermal oxide is then applied to the flanks and the bottom of the trench, which constitutes a good interface between the substrate of the active area and the insulation. The next step consists in depositing a layer 3 of silicon oxide into the trenches to fill them. The active areas are generally protected during this process by a protective

10

15

20

25

30

mask deposited onto the surface of said active areas. This is why, after flattening the oxide layer and removing the mask protecting the active areas, the height of the oxide layer 3 deposited in the lateral trenches is slightly greater than the height of the active area 1.

The steps of the process of fabricating the semiconductor device uncover the top corners of the active area 1. A thin oxide gate layer 4 is formed on the semiconductor device, onto which the gate 5 is deposited, overlapping the insulation area. The process fabricating the MOS transistor then continues in the When the transistor obtained is conventional manner. activated, concentration of the field lines in the "corner" areas is observed and leads to the formation of two spurious transistors at respective ends of the gate.

Figure 2 shows the semi-conductor device obtained by the method of the invention in the step immediately preceding the formation of the gate oxide and the deposition of the gate. Note that no "corner" areas have been uncovered, in contrast to the previous figure.

After etching trenches 26 disposed laterally relative to the future active areas 21 (only one of which is shown in the figure), using a conventional process, a layer 22 of thermal oxide is formed on the walls and the bottom of the trenches and the surface of the active areas 21. At least one insulative silicon oxide layer 23 is then deposited in the trenches 26 in a conventional manner, for example by CVD. The thickness of this layer is such that all the trenches of the wafer are filled perfectly.

The future active areas are usually covered with a protective mask during the insulation process to keep their surface intact. The thickness of the insulation deposited in the trenches is then at least equal to the height of the active area (depth of the trenches) covered

35

10

15

20

25

30

with the thermal oxide and the protective mask.

In one embodiment of the invention, the next step is the essential feature of the invention. It consists in densifying the layer 23 of silicon oxide deposited in the trenches 26.

Tn another embodiment of the invention the insulative layer 23 of silicon oxide is conventionally flattened before densifying it, for example mechanical/chemical polishing. The densification step is then performed on the flattened oxide layer.

At whichever stage the insulative layer 23 of silicon oxide is densified, in accordance with one particular feature of the invention the densification can be done by irradiating said layer with short wavelength light (e.g. a laser beam or light from a mercury lamp).

The light used for this irradiation generally has a wavelength less than or equal to 200 nm with a number of photons per cm² of 10¹⁹ and an energy at least equal to 9 eV. Optimum densification is obtained when the wavelength is around 100 nm. The silicon oxide layer 23 deposited in the trenches 26 is thus converted into a denser insulative layer having a structure similar to that of pure silica.

After the densification step, the insulation and MOS transistor fabrication process continues in the conventional manner. Figure 2 shows diagrammatically the state of the device obtained after flattening the oxide layer, removing the protective masks from the future active areas and deoxidizing the surfaces. A future active area 21 is therefore insulated laterally on each side by shallow trenches 26. The trenches are coated with a thermal oxide layer 22 and filled with at least one flattened insulative layer 23 of densified silicon oxide having a density close to that of the thermal oxide.

35

10

15

The transistor fabrication process then continues in the conventional manner.

The aggressive effect of the successive steps of flattening the insulative layer filling the trenches, removing the protective masks, deoxidizing the surface of the future active areas, etc. is thereby minimized. "corner" areas of the future active areas are no longer uncovered, as they were previously. When a transistor whose shallow trench insulated areas have been densified in accordance with the invention is activated, there is longer any concentration of field lines The spurious effect referred to as the "corner" areas. effect is minimized and the electrical transistors made this way of MOS properties significantly improved without inducing other defects or drawbacks in the manufactured devices.

The method of the invention also has the advantage that it can easily be used on an MOS transistor fabrication line using conventional plant.